

**Programme of “Elettronica dei Sistemi Digitali 2”  
“ Digital Electronic Systems 2”**

- CODE: I2I019.
- COMPULSORY.
- 2<sup>ND</sup> CYCLE IN ELECTRONIC ENGINEERING, 2<sup>ND</sup> YEAR, 1<sup>ST</sup> SEMESTER.

NUMBER OF ECTS CREDITS: 9 (LECTURE ACTIVITY IS AROUND 90 HOURS, WORKLOAD 225 HOURS; 1 CREDIT = 25 HOURS).  
COURSE STRUCTURE LECTURE: 7 HOUR PER WEEK.

TEACHER: **MARCO FACCIO**

<b>1</b>	<b>Course objectives</b>	<p>The primary aim of this course is completing the student's vision of all possible digital system implementations. This involves the study of issues related to achievements in Programmed Logic (microprocessor, microcontroller, Digital Signal Processor (<i>DSPor</i>) and so on) with reference to HW design. But the final and most important goal is providing ideas and tools to design complex digital systems using user-configurable VLSI circuits (FPGAs). Particular attention is paid to HW design of algorithms and to HW construction of SoC systems (with also <i>ad hoc</i> processing architectures).</p> <p>On successful completion of this course, the student should: understand the fundamental concepts of Programmed Logic; understand and manage issues related to HW development of projects based on microprocessors and/or <i>DSPors</i>, understand and manage the integration of "<i>application SW</i>" on designed HW, develop the capability to design configurable and programmable architectures for the direct algorithm implementation in HW.</p>
<b>2</b>	<b>Course content and Learning outcomes</b>	<p>Topics of the module include:</p> <p><b>THE FEASIBILITY OF DIGITAL SYSTEMS</b> Technology feasibility aspects, logical and functional aspects of physical implementations; digital system as a collection of finite state automata, top-down and bottom-up approach; equivalence between in hardware directly implementation (hardwired logic) and GP Programmed Logic (<i>LP</i>)implementation (HW microprocessor + app.SW) realizations mixed with ad hoc programmable architectures; co-design methodologies.</p> <p><b>FROM THE HW-WIRED AUTOMATA TO LOGIC PROGRAM AUTOMATA IMPLEMETATION</b> Step by step construction of a General Purpose (<i>GP</i>)programmable automaton; RTL synthesized as a set of modules to Moore; temporal base evolution; Multi-action systems; selection of a single action; arithmetic processing unit; control unit; control structures; GP architectures; construction of systems with ad hoc architectures; specific exercises for constructing HW "<i>programmable performer</i>" systems.</p> <p><b>CANONICAL ARCHITECTURES OF MICROPROCESSOR, MICROCONTROLLERS, <i>DSPors</i></b> Fundamentals of algorithm control structures and their hardware implementation; VonNeuman (VN) microprocessor architecture, instruction set, addressing modes, the external world; internal- external communication interface, set of elementary actions; Example exercises for HW control unit design of the internal functions of VN microprocessor; architectures of microcontrollers (single chip); parallelization and execution time reduction of internal actions; impact on architectures, HW area and internal UC; Harvard architectures; architectures for <i>DSPor</i>, general principles, examples and comments on commercial <i>DSPor</i> architectures units, SBC with microprocessor, microcontroller, or <i>DSPor</i>; outline of the multiprocessor, multicore and multiprocessing architectures.</p> <p><b>WORKFLOW FOR THE REALIZATION OF PROGRAMMED LOGIC GP SYSTEMS</b> (the development phases of a PL project, co-design methodologies) Design flow (HW development, appl. SW development, and its environments); simulation and emulation; module testing, integration between HW and SW, real-time constrains and guidelines to meet them; Logic Analyzer and In Circuit Emulator (ICE); summary of current technologies.</p> <p><b>BRIEF OVERVIEW ON THE SEMICONDUCTOR MEMORY ARCHITECTURES</b></p>

		<p>Classification of semiconductor memories; internal architecture and operations of an SRAM; prevalently read-only memories; FG-MOS transistor; Internal structure of a flash memory.</p> <p><b>VLSI DIGITAL SYSTEMS CONFIGURED BY USER</b></p> <p>Historical evolution: EEPROM, PLD and FPGA; examples of FPGA circuit architectures; issues related to the implementation of user-defined architectures on the FPGA (eg, on Xilinx family); the problems of isomorphism; CAD development environment and tools (flow typical); - examples of project realization on FPGA.</p> <p><b>CAD ENVIRONMENT for the DESCRIPTION, SIMULATION and SYNTHESIS of COMPLEX DIGITAL SYSTEMS</b></p> <p>Introduction to VHDL: structures, syntax, reference circuits, examples and exercises at different levels of increasing complexity; automatic layout and simulation postlayout; example of a complete environment for FPGA design (Xilinx, Altera).</p> <p><b>FPGA IMPLEMENTATION of uP and DSPor</b></p> <p>Xilinx MicroBlaze soft-core architecture system and flow configuration; Altera NIOS soft-core architecture system and flow configuration; brief on the implementation of soft-core processor in other manufacturers (ARM, Leon ...); development, loading and execution of application SW on FPGA.</p> <p><b>BRIEF OVERVIEW ON ELECTRICAL PARAMETERS OF GATE AND ELECTRONIC SYSTEMS</b></p> <p>Electrical models of the logic gates; Logic gates with switching BJT and MOS transistors; working principle of TTL gates at various supply voltages; CMOS basic blocks; interfaces (TTL - CMOS) and (CMOS-TTL); CMOS gates in full custom; interface general problems with FPGA and/or ASIC; HW handling of I/O (communication with the outside) of the FPGA.</p> <p><b>FINAL EXAMPLE OF A PROJECT WITH A COMPLEX ARCHITECTURE SYSTEM.</b></p> <p>On successful completion of this course, the student should</p> <ul style="list-style-type: none"> <li>- have a profound knowledge of the methodologies and tools for the correct design of complex digital electronic systems;</li> <li>- have knowledge and understanding of issues related to the architectures for implementing digital systems by the programmed logic;</li> <li>- have knowledge and understanding of testing problems related to SW applications SW implemented on a HW system;</li> <li>- be able to read and understand data sheets of complex digital electronic components such as microprocessors or FPGAs;</li> <li>- have knowledge and understanding of basic concepts related to the realizations of digital electronic systems by means of user-configurable VLSI systems;</li> <li>- demonstrate skills at CAD tools, VHDL language and design of architectures for PL;</li> <li>- demonstrate capacity to read and understand other texts on related topics.</li> </ul>
3	<b>Prerequisites and learning activities</b>	<p>The student must have successfully completed the Digital Electronic Systems 1 course (or equivalent), and must also have a good knowledge of basic computer courses, C programming language and Matlab tools.</p>
4	<b>Teaching methods and language</b>	<p>Lectures, exercises and laboratory sessions with CAD tools. Language: Italian / English</p> <p><b>Ref. Text books</b></p> <ul style="list-style-type: none"> <li>- M.M. Mano – C.K. Kime: <i>Logic and Computer Design Fundamentals</i> – Prentice Hall</li> <li>- Lapsley P., Bier J., Shoham A., Lee E.A. - <i>DSP processor fundamentals</i> – IEEE Press</li> <li>- Wanhammar L. - <i>DSP Integrated Circuits</i> – AcademicPress</li> <li>- Technical Documents provided by companies Xilinx, Altera, Actel, Lattice ...</li> <li>- <i>Class notes written by the Lecturer</i> (in Italian)</li> </ul>
5	<b>Assessment methods and criteria</b>	<p>A lab project can be assigned to enforce the students to achieve the intended learning outcomes.</p> <p>As the exam is concerned, there is a free choice between two options:</p> <ul style="list-style-type: none"> <li>a) Written test related to a digital project and oral exam (3 questions);</li> <li>or</li> <li>b) development of laboratory project (using VHDL and FPGAs) and oral exam (2 questions).</li> </ul>

