



**UNIVERSITÀ DEGLI STUDI DELL'AQUILA  
CORSI DI INGEGNERIA**

**Prof. Giulio Giuseppe Marotta**  
**Curriculum scientifico**

(Aggiornato il 28/07/2014)

**Dati anagrafici e curricolari ? Giulio Giuseppe Marotta** Nome : Giulio Giuseppe Marotta  
Luogo e data di nascita : Rieti, 3 novembre 1952  
Residenza : Via Fontecerro Sud 18C - 02043 Contigliano (RI)  
Tel : 0746 - 707263  
Codice fiscale : MRT GGS 52S03H282R  
Titolo di studio: Laurea in Ingegneria Elettronica-La Sapienza - Roma  
Sede di lavoro: Micron Semiconductor Italia - Via A. Pacinotti 5/7 - Nucleo Industriale - 67051 Avezzano (AQ)  
Tel : 0863 - 456418  
Esperienza professionale maturata :- Assunto da Texas Instruments Italia nel 1981 - 1 anno come Process e Test Engineer in impianto di assemblaggio di transistori discreti di potenza.- 18 anni come progettista di circuiti integrati e responsabile di progetto presso il dipartimento di Ricerca e Sviluppo della Texas Instruments Italia a Rieti, ad Avezzano (AQ) e presso il VLSI Design Center del Central Research Lab della Texas Instruments Incorporated ? Dallas- 15 anni, dal 1999, come Project Manager presso il Dipartimento di Ricerca e sviluppo della Micron Italia in Avezzano (AQ)  
Interessi di ricerca :circuiti analogici bipolari e CMOS, sistemi integrati mixed signal, convertitori A/D e D/A, interfacce contactless, reti neurali, memorie associative, pattern recognition, memorie non volatili a floating gate (EPROM, EEPROM, NOR-Flash, NAND-Flash) e RRAM, memorie ferroelettriche e spintroniche, metodologie di progetto e CAD  
Progetti eseguiti:- SN94516 : circuito monolitico in tecnologia bipolare per il controllo di lampade di emergenza. - TCM 1715 : forchetta telefonica attiva in tecnologia bipolar- TCM 1725 : forchetta telefonica attiva in tecnologia bipolare - TCM 1745 : forchetta telefonica attiva in tecnologia bipolare- SN94512 : Car Check Controller monolitico in tecnologia bipolare- SN94914 : Circuito di interfaccia per sensore di livello d'olio termoresistivo. Tecnologia CMOS.- TCM 3642 : Transponder passivo integrato in tecnologia CMOS+EEPROM (primo al mondo con EEPROM a bordo)- TMS 3637 : Trasmettitore / Ricevitore per controllo remoto. Tecnologia CMOS + EEPROM- TMS87C510 : 512Kbit EEPROM con multiplexed I/O- TMS87C110 : 1 Mbit EEPROM con multiplexed I/O- TLE2301 : Amplificatore Operazionale di potenza in tecnologia bipolare-jfet.- Libreria di moduli EPROM per applicazioni embedded in microcontrollori della famiglia TMS 370 C8/C16. - Libreria di moduli EEPROM per applicazioni embedded in microcontrollori della famiglia TMS 370 C8/C16 - Libreria di moduli FLASH EPROM per applicazioni embedded in microcontrollori della famiglia TMS 370 C8/C16 e DSP della famiglia TMS 320. ( prime flash embedded al mondo prodotte in volumi ).

- Chips di memoria NOR-Flash per applicazioni wireless- Chips di memoria NAND-Flash multilivello fino a 4 bit per cella: <http://www.micron.com/products/nand-flash/slc-nand> <http://www.micron.com/products/nand-flash/mlc-nand> <http://www.micron.com/products/nand-flash/tlc-nand>Autore di 65 brevetti di invenzione industriale:

<b>PAT. NO.</b>	<b>Title</b>
<a href="#">8,407,400</a>	<a href="#">Dynamic SLC/MLC blocks allocations for non-volatile memory</a>
<a href="#">8,405,444</a>	<a href="#">Voltage switching in a memory device</a>
<a href="#">8,248,862</a>	<a href="#">Source bias shift for multilevel memories</a>
<a href="#">8,217,705</a>	<a href="#">Voltage switching in a memory device</a>
<a href="#">8,174,897</a>	<a href="#">Programming in a memory device</a>
<a href="#">8,144,525</a>	<a href="#">Memory cell sensing using negative voltage</a>
<a href="#">7,983,088</a>	<a href="#">Programming in a memory device</a>
<a href="#">7,978,556</a>	<a href="#">On-chip temperature sensor</a>
<a href="#">7,948,802</a>	<a href="#">Sensing memory cells</a>
<a href="#">7,701,776</a>	<a href="#">Low power multiple bit sense amplifier</a>
<a href="#">7,635,991</a>	<a href="#">Output buffer strength trimming</a>
<a href="#">7,630,265</a>	<a href="#">On-chip temperature sensor</a>
<a href="#">7,440,332</a>	<a href="#">Low power multiple bit sense amplifier</a>
<a href="#">7,403,423</a>	<a href="#">Sensing scheme for low-voltage flash memory</a>
<a href="#">7,324,381</a>	<a href="#">Low power multiple bit sense amplifier</a>
<a href="#">7,271,620</a>	<a href="#">Variable impedance output buffer</a>
<a href="#">7,238,981</a>	<a href="#">Metal-poly integrated capacitor structure</a>
<a href="#">RE39,697</a>	<a href="#">Method of making floating-gate memory-cell array with digital logic transistors</a>
<a href="#">7,206,240</a>	<a href="#">Fast sensing scheme for floating-gate memory cells</a>
<a href="#">7,200,041</a>	<a href="#">Sensing scheme for low-voltage flash memory</a>
<a href="#">7,161,376</a>	<a href="#">Variable impedance output buffer</a>
<a href="#">7,064,582</a>	<a href="#">Output buffer strength trimming</a>
<a href="#">7,057,416</a>	<a href="#">Enhanced protection for input buffers of low-voltage flash memories</a>
<a href="#">7,034,587</a>	<a href="#">Conditioned and robust ultra-low power power-on reset sequencer for integrated circuits</a>
<a href="#">7,034,575</a>	<a href="#">Variable impedance output buffer</a>
<a href="#">7,009,241</a>	<a href="#">Metal-poly integrated capacitor structure</a>
<a href="#">6,940,310</a>	<a href="#">Enhanced protection for input buffers of low-voltage flash memories</a>
<a href="#">6,924,676</a>	<a href="#">Conditioned and robust ultra-low power power-on reset sequencer for integrated circuits</a>
<a href="#">6,911,862</a>	<a href="#">Ultra-low current band-gap reference</a>
<a href="#">6,906,956</a>	<a href="#">Band-gap voltage reference</a>
<a href="#">6,898,131</a>	<a href="#">Voltage and temperature compensated pulse generator</a>
<a href="#">6,897,511</a>	<a href="#">Metal-poly integrated capacitor structure</a>
<a href="#">6,822,904</a>	<a href="#">Fast sensing scheme for floating-gate memory cells</a>
<a href="#">6,813,190</a>	<a href="#">Methods of sensing a programmed state of a floating-gate memory cell</a>

<a href="#">6,807,111</a>	<a href="#">Voltage and temperature compensated pulse generator</a>
<a href="#">6,801,079</a>	<a href="#">Ultra-low current band-gap reference</a>
<a href="#">6,795,343</a>	<a href="#">Band-gap voltage reference</a>
<a href="#">6,751,121</a>	<a href="#">Flash memory array architecture</a>
<a href="#">6,697,284</a>	<a href="#">Flash memory array structure</a>
<a href="#">6,697,283</a>	<a href="#">Temperature and voltage compensated reference current generator</a>
<a href="#">6,687,161</a>	<a href="#">Sensing scheme for low-voltage flash memory</a>
<a href="#">6,643,192</a>	<a href="#">Voltage and temperature compensated pulse generator</a>
<a href="#">6,628,142</a>	<a href="#">Enhanced protection for input buffers of low-voltage flash memories</a>
<a href="#">6,584,035</a>	<a href="#">Supply noise reduction in memory device column selection</a>
<a href="#">6,525,410</a>	<a href="#">Integrated circuit wireless tagging</a>
<a href="#">6,475,846</a>	<a href="#">Method of making floating-gate memory-cell array with digital logic transistors</a>
<a href="#">6,368,901</a>	<a href="#">Integrated circuit wireless tagging</a>
<a href="#">6,262,914</a>	<a href="#">Flash memory segmentation</a>
<a href="#">6,191,976</a>	<a href="#">Flash memory margin mode enhancements</a>
<a href="#">6,118,706</a>	<a href="#">Flash memory block or sector clear operation</a>
<a href="#">5,907,171</a>	<a href="#">Method of making floating-gate memory-cell array with digital logic transistors</a>
<a href="#">5,874,849</a>	<a href="#">Low voltage, high current pump for flash memory</a>
<a href="#">5,844,839</a>	<a href="#">Programmable and convertible non-volatile memory array</a>
<a href="#">5,815,026</a>	<a href="#">High efficiency, high voltage, low current charge pump</a>
<a href="#">5,732,021</a>	<a href="#">Programmable and convertible non-volatile memory array</a>
<a href="#">5,717,634</a>	<a href="#">Programmable and convertible non-volatile memory array</a>
<a href="#">5,715,195</a>	<a href="#">Programmable memory verify "0" and verify "1" circuit and method</a>
<a href="#">5,704,014</a>	<a href="#">Voltage-current conversion circuit employing MOS transistor cells as synapses of neural network</a>
<a href="#">5,703,807</a>	<a href="#">EEPROM with enhanced reliability by selectable V.sub.PP for write and erase</a>
<a href="#">5,563,959</a>	<a href="#">Character recognition</a>
<a href="#">5,557,569</a>	<a href="#">Low voltage flash EEPROM C-cell using fowler-nordheim tunneling</a>
<a href="#">5,457,771</a>	<a href="#">Integrated circuit with non-volatile, variable resistor, for use in neuron network</a>
<a href="#">5,319,604</a>	<a href="#">Circuitry and method for selectively switching negative voltages in CMOS integrated circuits</a>
<a href="#">5,299,286</a>	<a href="#">Data processing system for implementing architecture of neural network subject to learning process</a>
<a href="#">5,274,743</a>	<a href="#">Learning system for a neural net of a suitable architecture, physically insertable in the learning process</a>

**Publicazioni : [A 3bit/cell 32Gb NAND flash memory at 34nm with 6MB/s program throughput and with dynamic 2b/cell blocks configuration mode for a](#)**

**[program throughput increase up to 13MB/s](#)** Marotta, G.G. ; Macerola, A. ; D'Alessandro, A. ; Torsi, A. ; Cerafoli, C. ; Lattaro, C. ; Musilli, C. ; Rivers, D. ; Sirizotti, E. ; Paolini, F. ; Imondi, G. ; Naso, G. ; Santin, G. ; Botticchio, L. ; De Santis, L. ; Pilolli, L. ; Gallese, M.L. ; Incarnati, M. ; Tiburzi, M. ; Conenna, P. ; Perugini, S. ; Moschiano, V. ; Di Francesco, W. ; Goldman, M. ; Haid, C. ; Di Cicco, D. ; Orlandi, D. ; Rori, F. ; Rossini, M. ; Vali, T. ; Ghodsi, R. ; Roohparvar, F.

[Solid-State Circuits Conference Digest of Technical Papers \(ISSCC\), 2010 IEEE International](#)

Digital Object Identifier: [10.1109/ISSCC.2010.5433949](#)

Publication Year: 2010 , Page(s): 444 - 445

Cited by:

[Papers \(10\)](#) [IEEE Conference Publications](#) | | [Quick Abstract](#) [PDF \(210 KB\)](#) [HTML](#) [Contactless](#)

[inductive-operation microcircuits for medical applications](#) [Talamonti, L.](#) ; [Porrovecchio, G.](#) ; [Marotta, G.](#)

[Engineering in Medicine and Biology Society, 1988. Proceedings of the Annual International Conference of the IEEE](#)

Digital Object Identifier: [10.1109/IEMBS.1988.95076](#)

Publication Year: 1988 , Page(s): 818 - 819 vol.2

Cited by: [Papers \(2\)](#) [Patents \(1\)](#) [IEEE Conference Publications](#) [A 128Gb 3b/cell NAND flash design using 20nm planar-cell technology](#) [Naso, G.](#) ; [Botticchio, L.](#) ; [Castelli, M.](#) ; [Cerafogli, C.](#) ; [Cichocki, M.](#) ; [Conenna, P.](#) ; [D'Alessandro, A.](#) ; [Santis, L.D.](#) ; [Cicco, D.D.](#) ; [Francesco, W.D.](#) ; [Gallese, M.L.](#) ; [Gallo, G.](#) ; [Incarnati, M.](#) ; [Lattaro, C.](#) ; [Macerola, A.](#) ; [Marotta, G.](#) ; [Moschiano, V.](#) ; [Orlandi, D.](#) ; [Paolini, F.](#) ; [Perugini, S.](#) ; [Pilolli, L.](#) ; [Pistilli, P.](#) ; [Rizzo, G.](#) ; [Rori, F.](#) ; [Rossini, M.](#) ; [Santin, G.](#) ; [Sirizotti, E.](#) ; [Smaniotto, A.](#) ; [Siciliani, U.](#) ; [Tiburzi, M.](#) ; [Meyer, R.](#) ; [Goda, A.](#) ; [Filipiak, B.](#) ; [Vali, T.](#) ; [Helm, M.](#) ; [Ghods, R.](#)

[Solid-State Circuits Conference Digest of Technical Papers \(ISSCC\), 2013 IEEE International](#)

Digital Object Identifier: [10.1109/ISSCC.2013.6487707](#)

Publication Year: 2013 , Page(s): 218 - 219 [IEEE Conference Publications](#) | | [Quick Abstract](#) [PDF \(341 KB\)](#) |

[HTML](#) [Measurement system for a preliminary characterisation of flash memory cells for multilevel applications](#) [Bucci, G.](#) ; [Faccio, M.](#) ; [Landi, C.](#) ; [Marotta, G.](#)

[Instrumentation and Measurement Technology Conference, 1998. IMTC/98. Conference Proceedings. IEEE](#)

Volume: 1

Digital Object Identifier: [10.1109/IMTC.1998.679839](#)

Publication Year: 1998 , Page(s): 506 - 510 vol.1 [IEEE Conference Publications](#) | | [Quick Abstract](#) [PDF \(408 KB\)](#) [A new low cost fingerprint recognition system on FPGA](#) [Alilla, A.](#) ; [Faccio, M.](#) ; [Vali, T.](#) ; [Marotta, G.](#) ; [DeSantis, L.](#)

[Industrial Technology \(ICIT\), 2013 IEEE International Conference on](#)

Digital Object Identifier: [10.1109/ICIT.2013.6505806](#)

Publication Year: 2013 , Page(s): 988 - 993 [IEEE Conference Publications](#) | | [Quick Abstract](#) [PDF \(883 KB\)](#) |

[HTML](#) [Full-Wave Modeling of Inductive Coupling Links for Low-Power 3D System](#)

[Integration](#) [Giulio Antonini, Daniele Romano and Giovanni De Luca, Università degli Studi dell'Aquila, Aquila, Italy; Tommaso Vali, Giulio Marotta, and Luca De Santis, Micron Italia, Italy - 2013 IEEE International Symposium on Electromagnetic Compatibility - EMC 2013 - " Memory Card Resident Character Recognition System " Proceedings of the PC Card Symposium hosted by PCMCIA, May 92, Santa Clara \( CA \)- " A high speed embedded flash memory for DSP and MCU applications" Proceedings of the European Microprocessor and Microcontroller Seminar, 1996.- " Memoria Flash embedded per microcontrollori e DSP " Alta Frequenza, marzo-aprile 1997, p. 33- " Modulo di memoria E2PROM embedded single poly " Alta Frequenza, marzo-aprile 1997, p. 43- " Non volatile memory technologies with emphasis on Flash" IEEE Press Series on Microelectronic Systems John Wiley & Sons - Hoboken NJ - 2008](#)